

1

Signal Processing For Power Amplifiers

Michael Luddy 4/23/2005

Outline







The Need For Linearization



Architecture and Algorithms



Signal Processing Features







The basis of most CFR algorithms is clipping + filtering

Overview of CFR Algorithms

Algorithm	ACLR	EVM	PCDE	COMMENTS
Clipping	High	Low	Medium	Simplest technique.
Peak Windowing	Medium	Medium	Medium	Window length a compromise between ACLR and EVM.
Peak Cancellation	Low	Medium	Medium	Similar to clipping and filtering.
Dynamic Phase Distortion	High	Low	Low	The phase distortion should be dynamically distributed among different carriers.
Error Shaping	Low	Low	Low	Peak regrowth is the main problem.
Carrier Phase Alignment	Low	Low	Low	Low complexity.

Memory Effects

Slow memory effects

- Supply voltage variation
- Aging
- Ambient temperature
- Channel switching
- Fast memory Effects
 - Fast memory effects refer to those which occur so fast that we can not correct them with an adaptation (e.g. LMS) of a predistortion table



Digital Predistortion

Look Up Table for slow memory effects Polynomial for fast memory effects Training at startup followed by adaptation DPD LUT uses simple well known techniques LMS: Well understood, converges for monotonic non-linearity's RLS: For faster convergence Adaptation rate (~us) = impairments Adaptation engine operates on decimated signal

Fast Memory Effects

Fast memory effects create a floor where DPD becomes ineffective, hence we predict thermally induced distortion

- Prediction provides correction faster then LUT
- Prediction error measured in real time and improved in non-real time
- Initial correction based on initial calibration
- Modeled with a polynomial to predict gain compression
- Die temperature determined by signal envelope

Modulator Equalization

Simplifies analog/IF design Corrects for modulator and DAC imperfections Gain and phase imbalance DC offset Gradient descent for 6 parameters Initial calibration the adaptation during system operation

Measurement Interface

Measures AM/AM and AM/PM distortion
Operates at F_{composite}

 Uses generalized sampling theorem [Zhou]
 Low cost ADC

Hardware decimation and averaging of correction signal



Motivation

- Cost impact
- Higher density systems

Architecture and Algorithms

- CFR
- DPD & MEC
- MEQ

Simulation

- Environment
- Results

Emerging Solutions and Future Directions

- Design Directions
- Conclusions

Simulation Environment









Emerging Solutions and Future Directions



Design Directions

High levels of digital integration (following Moore's law) are possible thus allowing improvements in system performance with complex, but low cost and low power digital circuitry.

Synergistic engineering at the module level enables these promise of higher linearity and efficiencies.

Conclusion

Total system design requires skills from packaging, RF design, Materials scientist and DSP designers

- High linearity and efficiency is achievable
- New applications can benefit from DPD technology
- "Old" architecture can have new lives

